8-81

RELAXATION OSCILLATORS BASED ON CURRENT-CONTROLLED NEGATIVE RESISTANCE

A Thesis Submitted in

Partial Pulfilment of the Requirements

For the Degree of

MASTER OF TECHNOLOGY

DУ

R. Kumar

EEllazuly Jeab r


to the Department of Electrical Engineering INDIAN INSTITUTE OF TECHNOLOGY, KANPUR

December 1974


BE-1974-M-KUM-REL

Thesis 621.38412 K96





-5 FEB 1975



CERTIFICATE

This is to certify that the thesis, entitled, RELAXATION OSCILLATORS BASED ON CURRENT-CONTROLLED NEGATIVE RESISTANCE is a record of the work carried out under my supervision and that it has not been submitted elsewhere for a degree.

Kanpur December 1974 T.R. Viswanathan

Professor

Department of Electrical Engineering Indian Institute of Technology, Kanpur

POST GRADUATE OFFICE.
This thesis has been approved for the areas of the Degree of its Massacratic for the Legice of its many of the Legice of its many of the fadian of the degree of Technology sampuration.

13-1-75 | www.

ACKNOWLEDGEMENT

I feel it my pleasant duty to express my gratitude to my Advisor, Dr. T.R. Viswanathan, under whose supervision the work reported hereinafter was carried out. Not only was he a prime mover of the research project but also he kept himself closely associated with it at all stages of the work. During the final phase when unsuspected difficulties cropped up he sustained me by active support at the work dable. His major contribution, however, is to have inspired me into an abiding interest in electronics.

Thanks due to Mr. R. Sharma, who while working for his Ph.D., rendered willing help. Mr. A.C. Joshi readily lent instruments and equipment even during odd hours, which greatly facilitated laboratory work. Mr. H.K. Nathani undertook the typing work and I feel obliged for his pleasant cooperation.

R. Kumar

Kanpur December 1974

CONTENTS

				Page No.
CHAPTER	1.		INTRODUCTION	1
CHAPTER	2		PELAXATION OSCILLATOR	3
		2.1	Piece-wise Linear Current-Controlled Negative Resistance	3
		2.2	Bias Condition	3
		2.3	Time Period	6
		2.4	Effect of Variation of Supply Voltage	8
		2.5	Effect of Variation of Temperature	9
		2.6	Basic Negative Impedance Convertor	10
		2.7	1-v Characteristics	10
		5.8	Two Terminal Current-Controlled Negative Resistance Device	14
		2.9	i-v Characteristics	14
CHAPTER	3	•	CIRCUIT REALIZATION	17
		3.1	Choice of Devices	17
		3.2	Overshoot Around Up	17
		3.3	Stabilization and Experimental Arrangement	20
		3.4	Effect of Variation of Vp and Vv	21
		3.5	Effect of Variation of RN	21
		3.6	Effect of Variation of Rp	21
		3.7	Effect of Temperature Variation	27
CHAPTER	峰		OSCILLATOR PERPORMANCE	39
		4.1	Circuit Configuration	39
		4.2	Period of Oscillation	41
		4.3	Influence of 1s0 of O ₁ on the Period of Oscillation	43
		4.4	Variation of the Period of Oscilation with Temperature	43
		4.5	Variation of the Period of Oscillation with Supply Voltage	1 44

CHAPTER 5	CONCLUSION	46
	REFERENCES	48
	APPENDIX A	A.1
	APPENDIX B	8.1
	APPENDIX C	6.1

CHAPTER 1

INTRODUCTION

Low frequency (1 Hz - 100 Hz) relaxation oscillators find many applications. For example, the most vital part of an electronic wrist-watch or a cardiac pace-maker is a stable low-frequency oscillator. Such oscillators are also used in the firing circuits of SCRs in power electronics applications and industrial timers.

The presented work is an attempt to investigate reliable and stable low frequency oscillators for these applications. The major requirements of such an oscillators are: small size, low power consumption, frequency stability with respect to ambient temperature and power supply voltage and simplicity of circuit for higher reliability and low cost.

Oscillator circuits based on two terminal negative resistance devices are well known for their simplicity. Thus, the use of a negative resistance device is considered in detail for application as a relaxation oscillator, to meet these requirements.

A current controlled negative resistance device is preferred over a voltage controlled negative resistance device since the former requires a capacitor for oscillations whereas the latter needs an inductor.

Small size can readily be achieved by fabricating the circuit in integrated circuit form (except for the timing elements):

The present day technique of obtaining stable low frequency oscillations is to start with a stable crystal oscillator. This requires a rather complex count-down circuitry [1] [2]. The aim of the project is to design relaxation oscillators which oscillate in the rage like. This obviates the need for count-down circuits.

The stability in frequency that can be achieved by this direct method is investigated with the view to determine the limits that can be achieved. In other words, the causes of instability are examined in detail and compensation schemes are tried to reduce sensitivity of frequency with respect to variation in circuit parameters arising from changes in ambient temperature and power supply voltage.

CHAPTER 2

R ELAXATION OSCILLATOR

21 Piece-wise Linear Current-Controlled Negative Resistance

Let us assume that we have a piece-wise linear current controlled negative resistance device (CCNR) whose terminal characteristics are shown in Figure (2.1). If is well known that relaxation oscillations are readily obtained by using the NR device in the circuit configuration shown in Figure (2.2). The period of oscillations of the circuit is derived in terms of the circuit and device parameters.

2.2 Bias Condition

The supply voltage E and resistance R_L are chosen in such a way that the load line intersects the characteristics at a single point Q (Figure 2.1) on the negative resistance region of the characteristics. Since, at the point Q, the circuit is unstable, a small perturbation will cause the circuit to oscillate and the trajectory of the operating point will be as shown in Figure (2.1) [A B C D A]. In other words, the point of operation will move along this trajectory. The time taken for one period will now be evaluated in terms of the time taken for the operating point to traverse the segments AB, BE, CD and DA.







FIG. (2:1)

PIECE-WISE LINEAR CONR CHARACTERISTICS






FIG. (2.3)
EQUIVALENT CIRCUIT FOR THE SEGMENT AB




FIG. (2.4)
EQUIVALENT CIRCUIT FOR THE SEGMENT CD

2.3 Time Period

It can be seen that the circuit switches rather abruptly from B to C and from D to A. These switching times are relatively small and are neglected in the analysis.

When the operating point is traversing the segment AH, the device can be replaced by a simple equivalent circuit shown in Figure (2.3) and the time T_1 , taken by the operating point to move from A to E is obtained as follows:

Let
$$V_{eq} = \frac{V \times R_1}{R_1 + R_L}$$
 and $R_{eq} = \frac{R_1 \times R_L}{R_1 + R_2}$ (2.1)

For a circuit with a single time constant,

$$v(t) = V_{final} + (V_{initial} - V_{final})e^{-t/\tau}$$
(2.2)

where T is time constant of the circuit.

With reference to Figure (2.1) set

Thus

$$v(t) = V_{eq} + (V_{v} - V_{eq})e^{-t/CR_{eq}}$$

If the time taken for the operating point to traverse the segment AB is T_{γ} , we can write

$$V_p = V_{eq} + (V_v - V_{eq})e^{-T}I/(CR_{eq})$$

or

$$T_1 = CR_{eq} \times ln \left(\frac{V_{eq} - V_{v}}{V_{eq} - V_{p}} \right) \qquad (2.3)$$

Similarly for the segment C_D , the device can be replaced by a resistance R_2 in parallel with a current source of magnitude I_0 . The equivalent circuit of the device is shown in Figure (2.4).

Where

and

$$R_{eq}' = \frac{R_{L} * R_{2}}{R_{L} + R_{2}}$$
 (2.4)

Again using Equation \$2.2) and setting

we get

$$v(b) = V_{eq}^{i} + (V_{p} - V_{eq}^{i})e^{-t/CR_{eq}^{i}}$$

If T_2 is the time taken by the operating point to traverse the segment CD, we can write

or

$$T_2 = CReq' \quad ln \; (\frac{V_p - V_{eq'}}{W_r - V_{eq'}}) \qquad (2.5)$$

The period of oscillations $T = T_1 + T_2$ will be given by

$$T = CR_{eq} \ln \left(\frac{V_{eq} - V_{v}}{V_{eq} - V_{p}} \right) + 6R_{eq}' \ln \left(\frac{V_{v} - V_{eq}'}{V_{v} - V_{eq}} \right)$$
 (2.6)

If a stable relaxation oscillator is to be obtained it will be necessary for the period to be insensitive to variation in the ambient temperature and variation in the supply voltage.

2.4 Effect of Variation of Supply Voltage

From Equation (2.3)

$$T_1 = CR_{eq} \ln (\frac{V_{eq} - V_{v}}{V_{eq} - V_{p}})$$

If $V_{\mathbf{v}}$ and $V_{\mathbf{p}}$ are of the form

$$V_{V} = K_{1}V$$
, $V_{p} = K_{2}V$ and $V_{eq} = \frac{R_{1}V}{R_{1}+R_{L}} = K_{3}V$,
 $T_{1} = CR_{eq} \ln \left(\frac{K_{3}V - K_{1}V}{K_{3}V - K_{2}V}\right) = CR_{eq} \ln \left(\frac{K_{3} - K_{1}}{K_{3} - K_{2}}\right)$
(2.6)

The value of V_{eq} in terms of R_2 , R_N , R_L , V_p , V_V and V is determined below.

From Figure (2.1) $V_{\rm eq}$ is the point of intersection of lines representing $R_{\rm l}$ and the loadline $R_{\rm l}$. Equation for the load line $R_{\rm l}$ is

$$\mathbf{v} = \mathbf{V} - \mathbf{1} \times \mathbf{R}_{\mathbf{L}} \tag{2.8}$$

Now

$$I_{\mathbf{V}} = \frac{\mathbf{V}_{\mathbf{p}} - \mathbf{V}_{\mathbf{V}}}{R_{\mathbf{N}}} + \frac{\mathbf{V}_{\mathbf{p}}}{R_{\mathbf{1}}}$$

Therefore Equation for the segment CD is given by

$$u = v_A + [1 - (\frac{A^D - A^A}{B^D} + \frac{A^D}{B^D})] L^5$$
 (5.9)

Solving Equation (2.8) and (2.9) simultaneously and eliminating i we get the value of $V_{\alpha\alpha}$

$$V_{eq}' = V_v + \left[\frac{V - V_{eq}'}{R_L} - \frac{V_P - V_V}{R_H} + \frac{V_P}{R_1}\right] R_2$$

or

$$V_{eq}' = \frac{R_1}{R_2 + R_D} [V_{\Psi} \frac{R_N + R_2}{R_N} - VP \frac{R_1 + R_N}{R_1 + R_N}] R_2 + \frac{V_{R_2}}{R_N}$$

Since, R_2 , R_N and $R_{\rm L}$ are fixed and V_V and V_P are proportional to supply voltage V_* Veq' can be expressed as

$$Veq' = K_h V$$

substituting for V_p, V_q and Veq^* in Equation (2.5) we get

$$T_2 = CR_{eq}$$
 in $\frac{K_2 - K_4}{K_1 - K_4}$ (2.10)

Total time period from Equation (2.7) and (2.10)

$$T = T_1 + T_2$$

$$= CReq ln \frac{K_3 - K_1}{K_3 - K_2} + CReq' ln \frac{K_2 - K_4}{K_1 - K_4}$$
 (2.11)

If Req, Req' and C are constant it can be seen that supply voltage variation will not effect the period of oscillation.

2.5 Effect of Variation of Temperature

It is clear from Equations (2.6) (2.1), (2.4) that C, R_1 and R_2 should have a very low temperature coefficients to obtain a stable oscillator.

The design of a circuit with a piece-wise linear i-v characteristics where V_p, V_V, R_1, R_2 and R_N are controlled extremelly will now be discussed.

2.6 Basic Negative Impedance Convertor

A simple circuit configuration [3] is shown in Figure (2.5). The input current I forms the emitter current of the transistor T1. A dependent current source ($I_{c2} = nI_{c1}$) whose magnitude is linearly related to the collector current of the transistor T7 is ϕ tained by the diode-transistor combination D_2 , T_2 . The arrangement where the diode is a diode connected has temperature compensating features and is widely used in the integrated circuits. This combination is widely known as the current mirror. The additional diode Bonnected transistor D, compensates for the voltage drop across the emitter-base junction of the transistor T. . provided the transistors are identical and the current through diode D, is equal to the input current I. Under these conditions, the voltage across the input and output parts will be equal, resulting in current inversion type Megative Impedance Converter (NIC).

2.7 1-V Characteristics

The 1-v characteristics of NIC, looking into node A can be studied by assuming a current I, flowing into the node A. Reglecting (for the time being), the voltage drops across the resistor $R_{\rm H}$ and the diode $D_{\rm I}$ due to the leakage currents of the reverse-biased coalector-base junctions of $T_{\rm I}$ and $T_{\rm 2}$, the potential at the base of the transistor $T_{\rm I}$ is $V_{\rm P}$. As long as the voltage at




FIG. (25)
SIMPLE NIC CIRCUIT




FIG. (26)
TERMINAL CHARACTERISTICS OF THE NICE

the node A is less than V_P , the emitter- ase junction of the transistor T_1 is reverse biased and the transistor is cut off. Thus, except for leakage currents, there is no current flowing in the diode D_2 and hence no current flows in the transistor T_2 as well. Neglecting the reverse saturation current of the emitter-base junction of T_1 , the 1-v characteristics upto a voltage V_P is represented by the segement RS (Figure 2.6%).


When the voltage at the node A goes above V_P , the emitter-base junction of the transistor T_1 is forward biased and the collector current of T_1 flows through diode D_2 which turns on the transistor T_2 .


If the diode-connected transistor \mathbf{D}_2 and the transistor \mathbf{T}_2 are matched then

$$\frac{I_{02}}{I_{01}} = \frac{\beta}{\beta + 2} \tag{2.12}$$

where \$ is common-emitter current gain of the npn transistors.

It is clear that as I is made to increase, I_2 increases proportionately. Since the voltage at node B is $(V_p-I_2\ R_N)$, it continues to fall as $I_2(n/I_1)$ increases; till the transistors saturate. If equal currents flow through D_1 and T_1 and if D_1 and emitter-base junction of T_1 are matched, the voltage at the node A will be equal to voltage at node B.





Hence the i-v characteristics of the device after the transistors conduct are represented by segment STU (Figure 2.6B). If the base current of the transistors T_1 and T_2 are neglected, T_2 will be equal to 1 and the resistance with R_N will appear as a negative resistance of magnitude R_N at the input port.

A complementary circuit arrangement is shown in Figure (2.7A). It can be easily seen that, looking at the node C, the circuit will have the terminal characteristics given in Figure (2.7B).

2.8 Two Terminal Current-Controlled Negative Resistance Device

The circuits of Figures (2.6A) and (2.7A) can be combined as shown in Figure (2.8A) to obtain a current-controlled negative resistance (CCNR) device. It is assumed that $V_{\rm P} > V_{\rm V}$ and $R_{\rm N} > R_{\rm p}$.

2.9 1-v Characteristics

As I is increased from zero, circuit (2) remains cut off (V_p being greater than V_v) till the voltage at node B falls below V_v . As the input current is increased further the potential at nodes A and B will go below V_v and the circuit (2) becomes active and the net resistance (R) from node B is given by

$$R = \frac{-R_{\mathbf{P}} \times R_{\mathbf{N}}}{R_{\mathbf{N}} - R_{\mathbf{P}}} \tag{2.13}$$

If $R_N > R_P$, R is a negative resitance which appears as a positive resitance at node A (Figure 2.8A).





FIG. (2.8A)



The circuit, thus, will have the chracteristics shown in Figure (2.8B).

CHAPTER 3

CIRCUIT REALIZATION

3.1 Choice of Devices

The CCNR device shown in Figure (3.1) was constructed with monolithic transistor arrays CA 3083 for npn transistors and CA 3084 for pnp transistors. These arrays provide matched devices on the same chip which ensure close thermal coupling and hence tracking of device parameters with temperature. The specifications of these are given in Appendix A. Precision metal film resistors are used to control the characteristics as well as defining V_p and V_v .

In our earlier qualitative description of the circuit behaviour given in Section 1.31, we had neglected the leakage currents as well as the base currents of the transistors. Now we shall examine the influence of these currents.

With reference to Figure (3.2A) the reverse saturation current $I_{\rm CO1}$ and $I_{\rm CO2}$ of the collector-base junctions of the transistors T_1 and T_2 flow as shown explicitly in the figure. The sum of these currents flow in the diode D_2 . This results in an equal emitter current in T_2 . The corresponding collector current as well as (ICO₁ + I_{CO2})




FIG. (31)

CIRCUIT REALIZATION USING TRANSISTOR ARRAYS






FIG. (3.2A)
INFLUENCE OF BASE CURRENTS AND ICO, AND ICO,




FIG. (3'2B)

PRACTICAL CHARACTERISTICS
SHOWING OVERSHOOT AROUND VP

flow through D_1 forward-biasing it slightly. When the voltage at the node A reaches a value when the transistor T_1 just starts conducting, its a is low and hence under these conditions the base current of T_1 tends to be large proportion and very little collector current would flow. Thus if I_{B1} is greater than IC_2 , the diode D_1 will be reverse biased making the input voltage increase beyond V_p . As the input current I increases, the a of T_1 improves, so that eventually I_{B1} becomes equal to I_{C2} (Figure 2.2A). Beyond this point the diode D_1 will be forward biased and the circuit will operate as explained in Section 1.21. In other words, the practical characteristics will be as shown in Figure (2.2B).

A large resitance R_1 (chosen experimentally) is connected as shown in Figure (3.1) which will slightly forward bias the diode D_1 so that for low values of I, the diode D_1 never gets a chance to get reverse biased. This removes the over-shoot in the characteristics beyond V_p . Similarly the resistor R_2 removes the overshoot around the valley point.

3.3 Stabilization and Experimental Arrangement

It is well known [5] that small stray capacitances introduced between the node A and ground (due to test equipment connected at the node A) will make the circuit unstable. A simple way of stabilizing the circuit for plotting terminal i-v characteristics is to connect capacitors C_1 and C_2 as shown in Righma Figure (3.1). The plots are obtained using the arrangement shown in Figure

(3.2C) and applying slowly varying currents so as to meet the quasi-static condition which makes the capacitor currents due to C_1 and C_2 negligibly small.

3.4 Effect of Variation of Vp and Vy

The peak voltage can be controlled by the variable power supply V_p , whown in Figure 3.1. Experimental results obtained by varying V_p are shown in Figure (3.3).

Similarly, valley voltage is controlled by varying variable power supply $V_{_{f V}}$ and Figure (3.4) shows the experimental results.

3.5 Effect of Variation of Ry

The slope of the negative resistance region can be varied by changing the value of $R_{\rm N}$ (Figure 3.5). The value of negative resitance as measured from the 1-v characteristics is in agreement with that predicted by Equation 1.12. 3.6 Effect of Variation of $R_{\rm P}$

The slope of the positive resistance region of 1-v characteristics can be controlled by varying Rp. Experimental evidence to this effect is shown in Figure 3.6.

It is observed that the characteristics are non-linear in this region. It is due to the reason that transistor T3 (Figure 3.1) is a lateral pnp device with low β , (of the order of 10), therefore the gain of the current mirror is highly β dependent. Since β of the transistor varies with current level as well as the collector-base reverse bias voltage, the current gain $\frac{\Gamma_1}{\Gamma_2}$ is not constant and hence the i-v charactristics are non-linear in this region. For smaller values of R_p the









FIG. (3.2C)
EXPERIMENTAL ARRANGEMENT FOR CIRCUIT REALIZATION














voltage variation is small resulting in less non-linearity. One method to reduce the \$\beta\$ dependence of current gain and to increase the output impendance, is to use the Wilson's current micrors [4] shown in Figure (3.7). This will have a current gain given by

$$\frac{I_1}{I_2} = 1 + \frac{2}{\beta^2 + 2\beta} \tag{3.1}$$

Fo complete circuit employing Wilson's current mirrors is shown in Figure (3.8). The i-v characteristics of this circuit are found to be quite linear as seen from the experimental results shown in Figures 3.9, 3.10, 3.11. 3.12.

3.7 Effect of temperature Variation

Since the current gain of the mirrors is β dependent and β varies with temperature; even if R_N and R_p were held constant, the input resistance looking into node A (Figure 3.13) is slightly temperature sensitive. This is investigated experimentally by raising the temperature of the circuit of Figure (3.8) using an oven. The characteristics of Figure 2.14) show small changes of the order of 3% in R_N and R_p .

With reference to Figure (3.8), the current gains

$$\frac{I_1}{I_2} = 1 + \frac{2\beta_1\beta_3 + 2\beta_5\beta_3 - 2\beta_1\beta_5 + 2\beta_1 + 4\beta_3 + 4}{\beta_1\beta_3\beta_5 + 2\beta_1\beta_5 - 2\beta_3 - \beta_3\beta_5 - 2}$$
(3.2)

and

$$\frac{I_3}{I_4} = 1 + \frac{28986 + 28886 - 28988 + 289 + 486 + 4}{89886 + 28988 - 286 - 8886 - 2}$$
(3.3)








FIG.(3'7A)
WILSON CURRENT MIRROR





+10 V OVEN -Qa X-Y RECORDER 910 2500 pF 40 K 50 K FIG. (3:8) COMPLETE CIRCUIT USING WILSON MIRRORS











where the subscripts pertain to the respective transistors. If the current gain of all npn transistors is considered to be equal (β_n) and the gain of all pnp transistors is considered to be equal (β_p) also if it is assumed that gain of transistors Q_1 and Q_2 tends to infinity the Equation (3.2) and (3.3) will reduce to

$$\frac{I_1}{I_2} = 1 + \frac{2}{B_0^2 + 2B_0}$$


and

$$\frac{I_3}{I_4} = 1 + \frac{2}{\beta_p^2 + 2\beta_p}$$


Thus under the above conditions, the current gain is less β dependent than predicted by Equation (3.2) and (3.3). The temperature sensitivity is expected to be of the order of 90 p.p.m. taking the typical values (from the specification sheets) of β_n and variation of β_n with change in temperature from 25°C to 70°C.


Further improvement is investigated by increasing the current gain by Darlington connection of transistors Q_1 , Q_2 , Q_9 Q_{10} . The modified circuit is shown in Figure (2.15). It is seen from the 1-v characteristics of circuit 1, of Figure 2.15 (Figure 2.16) that the conversion of $R_{\rm N}$ into an equivalent negative resistance is quite temperature insensitive.

To obtain a temperature independent conversion factor of unity the gain of the mirror should be unity. This can be achieved by adding resistors R_3 and R_4 (shown dotted in Figure 2.15) and adjusting them to obtain unity gain.



CIRCUIT CONTAINING DARLINGTON CONNECTED TRANSISTORS





A similar modification and adjustment is done in the circuit 2.

CHAPTER 4

OSCILLATOR PERFORMANCE

4.1 Circuit Configuration

In the previous chapters we have seen as to how the 1-v characteristics of a practical CCNR circuit can be made to approach that of an ideal pwL characteristics with controlled V_p , V_v , R_N etc by making the circuit more and more complex. However, for the experimental study of a relaxation oscillator, a very simple circuit configuration was used to determine the performance (temperature stability of the period of oscillation) that can be achieved.

The circuit diagram is shown in Figure 4.1. Q_1 forms the input transistor. Q_2,Q_3,Q_4 and Q_5 (CA 3086) form a current mirror of nominal gain 3. In order to compensate for the voltage drop of the emitter-base junction of the transistor Q_1,Q_6,Q_7 and Q_8 are used in the configuration shown in the Figure (See Appendix : CA 3084 has this structure available on the chip which is used to advantage). Thus the resistance of 40K appears as -120K (nominal) at the input terminals. V_p and V_v are defined using the resistor-dividey chain.




FIG. (510)

RELAXATION OSCILLATOR
USING SIMPLE CONR CIRCUIT

The transistor Q_9 is used to clamp the valley voltage approximately. It may be mentioned that this is an alternative by which the complementary NIC can be avoided especially when $R_p + 0$ is desired (positive R_p can never be achieved this way). The temperature compensation, however, is not exact because the current following through Q_1 and Q_9 will never be exactly equal. But the max discharge current of the capacitor (limited by Y) can be large (depending upon the choice of Y), and thus the difference between the currents through the 2-b junctions of Q_1 and Q_9 are different only by an amount equal to I_Y which is kept in the order of 10 to 100 μ a.

The $10M\Omega$ resistor connected as shown bleeds a small quescent current through the mirror as well as Q_6, Q_8 and Q_8 which is to prevent the overshoot around the peak voltage (as in the earlier circuits).

The use of a nominal gain of three in the mirror enables us to use a lower resistance to define R_N which reduces the power supply pick up as well as the voltage drop across the resistors due to reverse saturation currents as well as the current due to the $10M\Omega$ resistor. A higher gain could be used with advantage but due to the restriction of the number of devices available on the CA 3084 chips this could not be employed.

4.2 Period of Oscillation

It can be seen from Figure (4.1b) that the region CD is almost vertical due to the clamping provided by the transistor Q_9 . Neglecting the switching time, the period of oscillation is primarily governed by the time taken for the capacitor So

charge from $V_{\rm V}$ to $V_{\rm p}$ assuming that Ψ is negligibly small (10 Ω). If r is the order of kilohms, the switching trajectory will be as shown by the dotted lines in Figure 4.1b. Under these conditions, the period of oscillation will be reduced since the voltage exem across the capacitor has to change only from $V_{\rm D}$, to $V_{\rm B}$.

If the resistance r is negligibly small, the period of oscillation for the scaling shown in Figure 4.1(a) will be $t \ln_0 3$. The period is measured by the arrangement shown in Figure 4.2 where the sharp negative pulse across r during the discharge of the capacitor, is fed to the counter. It is experimentally observed that power line pick up, even if it is of the order of a millivolt will produce fluctuations in counts because its influence of V_p is obvious. The high level impedance at the base of the transistor Q_1 before it conducts can be very high thus extreme care has to be used in shielding the circuit using a metallic container.

4.3 Influence of IsO of Q1 on the Period of Oscillation

As was pointed out earlier, while the capacitor is charging, the emitter-base junction of the transistor Q_1 is reversebiased. Its miximal collector-base junction is reverse biased as well. The base is operated from a high impedance voltage source. Under these conditions, the current flowing into the emitter can be computed using $\hat{\mathbf{e}}$ below-Moll relations and it will be in the order of $\mathbf{I}_{\mathbf{go}}$. Typical value of $\mathbf{I}_{\mathbf{go}}$ measured is in the range of 0.1 na. Considering that the average charging

of this is expected to be less than 1 part in 10⁵. Although a first order compensation of this can be achieved, this was not attempted.

It was experimentally found that the short-term stability of the circuit was controlled by random fluctuations around the peak and valley voltages. Since the voltage difference between the peak and valley voltages is 6V (for a supply voltage of 10V), random drift around the peak and valley voltages of the order 6µV will produce fluctuations in the period by an amount equal to 1 part in 10⁶ which is easily measured. The measured short-term stability (count to count) was in the order of one part in 10⁵. The stability of the peak and valley points have to be determined separately by suitable experiments. However, this has not been done. It is envisaged that the randomness around the peak would be dominating factor in the short-term stability. Since the circuit is in a high impedence state around V_p whereas around V_v, the devices carry a fair guerrant amount current.

4.4 Variation of the Period of Oscillation with Temperature

The variation of the period with temperature was studied

by coulding their integrated transistor arrays alone to ice temperature. The results are as given below:

Period measured at room temperature 25°C 1352.11 msecs


Period measured at room temperature 25°C 1354.91

Thus the variation was 2.8 msecs in 1352 msecs which is approximately 86 ppm/c. Since the saturation currents increase with temperature, the tendency for the peak voltage will be

to decrease with increase in temperature. Further the reverse saturation current of the emitter-base junction of Q_1 adds to the charging current. Thus, these effects add and make the period of as oscillation decrease with temperature. The $V_{\rm BE}$ effects cancell because of the compensation scheme employed. Thus the experimental observation is consistent with the expected behaviour.

4.4 Variation of the Period of Oscillation with Supply Voltage

The variation of the period as a function of the supply voltage was determined experimentally. Table 4.1 shows the results. The small variation really confirms that the peak and valley voltages vary linearly with the supply voltage. The small variation, however, is due to the non-linear effects such as the voltage dependence of the transistor parameters. This has not been computed using theoretical models. The variation in the period due to supply voltage change is estimated to be 75 ppm/volt (min)



CHAPTER 5

CONCLUSION

The design of oscillators based on piece-wise linear CCNR, results in simple circuit configurations. Except for the timing elements, the circuit can be fabricated in integrated circuit form where the technology is used to advantage in obtaining the temperature compensated performance. While the present ivestigations show that the circuit is not good enough for watches, the circuit bridges a wide gap between the high precision crystal oscillators and ordinary multivibrators for many industrial timing applications. The quiscences can be made minimal which makes the circuit attractive for battery operated applications. No attempt has been made to match the temperature coefficients of the timing elements R and C which have to be done in order to investigate further improvement of the instability arising from the semi-conductor devices. As is clear, the compensation philosophy based on matching of the transistors in the circuit. There are several more complex circuits which have to be investigated which would need computer-aided analysis. With the advent of ion-implanatation techniques, the degree of matching reported are incredibly low (a few microvolts in V_{RW} at quescent current levels as high as 1 ma). The lateral pnp transistors are well behaved at the low current levels they are employed.

The circuit configurations were restricted by the transister arrays that were available. Thus the present study was restricted to simple structures and by and large the investigations were experimental and analysis very often qualitative.

REFERENCES

- 1. Silicon Gate CMOS Frequency Divider for Electronic

 Wrist-Watch

 Enc Votto et a

 IEEE Journal of Solid State Circuits, April 1972

 (pp. 100-104).
- 2. Bipolar Micro-power Circuits for Crystal Controlled
 Time-Pieces

Henix W. Resegg and Werner Thomson

IEEE Journal of Solid Skate Circuits, April 1972

(pp. 105-111).

- 3. Simple Negative Impedence Convertor
 T.R. Viswanathan
 Electronic Letters, August D 71 (pp. 501-502).
- 4. A Monolithic Junction PET a npn Operational Amplifier G.R. Wilson

 IEEE Journal of Solid State Bircuits, December 1968

 (pp. 341-347).
- 5. Wave Generation and Shapping
 Leonard Strauss
 McGrawiHill Book Co., 1970, pp. 509-510.

APPENDIX A

GENERAL-PURPOSE HIGH-CURRENT N-P-N TRANSISTOR ARRAY

CA 3083

<u>Peatures</u>

High Ic: 100mA max.

Low V_{CEsat}(at 50 mA): 0.7V max.

Matched pair (Q1 and Q2) -

V₁₀(V_{BE}matched): ± 5mV max.

VIO (at lmA): 2.5µA max.

5 independent transistors plus separate substrate connection.

Figure Al: Functional diagram of the CA3083

Maximum Ratings, Absolute-Maximum Values at $T_A = 25^{\circ}C$

Power Dissipation:

Any o	ne transi	stor		500	mW
Total	package			750 6.67	mW
Above	25°C	Derate	linearly	6.67	mW/°C

Ambient Temperature Range:

Operating			_40	to	+85	•C
Storage			-55	to	+150	· C

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage (V _{CEO})	15	V
Collector-to-Base Voltage (V _{CIO})*	20	V
Collector-to-Subtrate Voltage (VCTO)*	20	V
Emitter-to-Base voltage (Vppo)	5	V
Collector Current (Ic)	100	mA
Base Current (IR)	20	mA

*The collector of each transistor of the CA 3083 is isolated from the subtrate by an integral diode. The subtrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the subtrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.





Fig. AL Functional liegram of the CA3083

ELECTRICAL CHARACTERISTICS at T_A = 25°C For Equipment Design

		TEST CONDITIONS	IJ LA PER		
Character- istics	Symbol	Typ. Char. Curve Pig. No.		p. Max.	Units
Por Each Tr	ansistor				
Collector- to-Base Breakdown Voltage	W(BR)CBO	I _C =100µA,I _E =0 -	20 60		v
Collector- to-Emitter Breakdown Voltage	W(BR)CEO	Ic=lmA, IB=0 -	15 24	- Ambie	V
Collector- to-Subtrate Breakdown Voltage	W(BR)CIO	$I_{CI}=100\mu A, I_{B}=0$ - $I_{E}=0$	20 60	*till*	v
Emitter-to- Base Breakdown Voltage	W(BR)EBO	I _E = 500µA,I _C =0 -	5 6.9	****	¥
Collector- Cutoff- Current	ICEO	V _{CE} =10V,I _B =0 -	, en	10	μΑ
Collector- Cutoff- current	I _{CBO}	V _{CB} =10V,I _E =0 -	100	1	иА
DC Porward- Current Transfer Ratio	hpE	V _{CE} =3V I _C =10mA 2	40 76 40 75	#84#* ####	
Base-to- Emitter Voltage	V _{BE}	V _{CR} =3V,I _C =10mA 3	0.65 0.74	0.85	
Collector- to-Emitter Saturation Voltage	VCEsat	I _C =50mA, I _B =5mA 4	- 0.40	0.70	

		TE:	T CC	NDIT.		L	imits		
Character- istics	Symbo:				Typ. Char. Mi Curve Fig. No.	Min.	Typ.	Max.	Uniti
or Transia	itors Q	l and	92 (As a	Differ	ential	Ampli	fler):	The second s
Absolute Input Offset Voltage	v _{IO}				7		1.2	5	gV.
bsolute		VCE	,=3V ,	Ic=	LMA				
(nput)ffset Current	IIO				8		0.7	2.5	μA



Fy AZ: hEE VI. IC

APPENDIX B

GENERAL-PURPOSE P-N-P TRANSISTOR ARRAY

CA3084

Peatures

Matched transistor pair (Q1 and Q2)

VIO(VBE matched): +6mV max.

ITO(at 100 A) : + 0.6MA

Wide operating current range

Low noise figure 3.2dB typ. at 1kHs




Figure Bl: Functional Diagram of the CA3084.

ELECTRICAL CHARACTERISTICS at Ta= 25°C

		TEST CONDITION	DNS Typ.			Anna Saidhean a Mar an Marainn agus ta an Maisean Airiúin a ta tuaidh ann an da
CHARACTERS	SYMBOL		Charac- teris-	Min.	TIMITS	Unit:
Market			ties Curve Pig.No.			

For Each Transistor:

Collector- I_{CBO} V_{CB}=-10V,I_E=0 2 --0.055 -100 nA cutt-off eurrent

		TEST CONDITION		T		i de la composition de la gradia	
CHARACTERS	SYNBOL		Typ. Charae. teris- ties Curve Pig.No.	Min	. Typ.	Naz.	Units
Collector- Cuttoff Current	I _{CBO}	A ^{CE} =-70A'I ^E =0	2		≥100 -0.12 -	-190	nA
State of the state	V(BR)CE	о ^I сЕ=-100µА,	Approx.	-40	-70	***	٧
Breakdown Voltage		I _B =0					
60-0856	V(BR)CBO	I _{CB} =-100µA,	· ****	-40	-80	**************************************	V
Breakdown Voltage		I _E =0					
Emitter-to- Base Breakdown	-V(ER)EBO		***	-40	-100	****	V
Voltage		I _C =0					
Breakdown Voltage		I _{EI} = 100µA	***	-40	-100	***	V
Collector- to-Emitter Saturation Voltage	V _{CEsat}	IE=IMA,IB=100MA	4	0	.125 -0	1.25	V
Base-to- Emitter Voltage	VBE			## -0.50	\$8 -0.59	-0.68	V
DC Forward Current Transfer Ratio	h _{ve}	IE=108hV'ACE=-10	7	15	40		
For Transis	stor Ql a	nd Q2 (As a Diffe	rential	Amp1	ifier)		
Magnitude of Input Offset Voltage	v _{xo}				0.422		
Input		IE=100MA, VCE=-10					
Offset Current	IO			-0.6		0.6	μA

		TEST CONDIT	COMS	*.	INITS	U
CHARACTERIST	ICS SYMBO	L (harac- eris- ics urve ig.No.		Best of America and America	Max.n 1 t
Por Transist	ors Q3 and	94 (Current-Mirro	or Conf:	gurat	ion)	
Collector Current	IC	VCE10V,VCIO	LOV 10	0.85	1.00	1.15 y
Magnitude of Collector Current Ratio	I_(Q3)/I_	Term. 13 = Gnd.	11	0.90	1.00	1.10
Pod Transist		Q6 (Darlington Co	nfigura	tion)		
Collector- Cutoff Current	ICEO	V _{CE} 10V,I _B =0	***	**	*****	-1.0 µA
Base-to- Emitter Voltage	ICEO		13	0.92	1.07	1.20 1
DC Forward Current Fransfer Ratio	h _{PE}	I _E =100mA, V _{CE} =-10	15	100	1230	
Typical Valu Magnitude of	Temperatu	Trics at TA = 25°C od Only for Design or Coefficient or AVBE AT IE VCE			-1.78 0.54	
		AV _{IO} /AT uration) A _{VBE} /AT			-3.7	mV/s
Por Each Tra						
Input Resist Output Resis Forward Tran conducto	ance R ₁	f=lkHz,V _{CE} =-10V I _C =-100µA	19 20 21) -	9 600 3	

		TKST	CONDIT	IONS Typ.	LI	IITS		U
CHARACTERISTICS	SYMBOL			Characteris- tics Curve Fig.No.		Typ.	Max	n
Collector- to- Base- Capacitance	c _{CBO}	I _{CB} =	0	23	*****	3.3	-book	p?
Collector- to-Emitter Capacitance	C _{CEO}	ICE =	0	23	e e e e e e e e e e e e e e e e e e e	2.5	•	p.P
B ase-to- Bubstrate Capacitance	CBIO	Icro =	• 0	23	***	4.5	***	pP

MAXIMUM RATINGS, Absolute-Maximum Values at $T_A=25^{\circ}\text{C}$ Dissipation:

Any o	one ti	ransis	tor			200	mW
Tota:	l paci	ka ge				750	mW
Above	r Tar	55°C	derate	linearly	7	750 6.67	mW/°C

Ambient Temperature Range:

Operating	-40	to	+85	°C
Storage	-55	to	+350	*c

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage (VCEO)	-40		V
Collector-to-Base Voltage (V _{CBO})* Base-to-Substrate Voltage (V _{BIO})*	-40		T
Base-to-Substrate Voltage (VRTO)*	-40		V
Emitter-to-Base Voltage (Vppc)	-40		V
Emitter-to-Base Voltage (VEBO) Collector Current (IC)	-10	1	mA

The base of each transistor of the CA3084 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any base voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (4) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to estalish a signal ground.




Fig. B2: hFE V. IE

APPENDIX C

GENERAL-PURPOSE N-P-N TRANSISTOR ARRAY

CA 3086

Three isolated Transistors and One Differentially Connected Transistor Pair

For Low-Power Applications from DC to 120MHz




Figure Cl: Functional Diagram of the CA 3086.

MAXIMUM RATINGS, Abselute Values (Maximum) at $T_A = 25^{\circ}C$

Dissipation:

Any on	e transi	stor		300	mW
Total	package			750	mW
Above	Ta=25°C	derate	linearly	6.67	mW/°C

Amblent Temperature Range:

Operating			-40	to	+85	oc.
Storage			-55	to	+ 150	*C

The following ratings apply for each transistor in the device:

Collector-to-Emitter Voltage, VCEO	15	V
Collector-to-Base Voltage, V _{CEO} * Collector-to-Substrate Voltage, V _{CEO} *	20	V
Collector-to-Substrate Voltage, Voro	20	V
Emitter-to-Base Voltage, VEBO	5	7
Collector Current, L.	50	mA

The collector of each transistor in the CA3086 is isolated from the substrate by an integral diode. The substrate (terminal 13) must be connected to the most negative point in the external circuit to maintain isolation between transistors and to provide for normal transistor action. To avoid undesirable coupling between transistors, the substrate (terminal 13) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

ELECTRICAL CHARACTERISTICS at TA = 25°C

		TEST CONDIT		Park and a series of the serie		· ·	Similaria dia asito
CHARACTERISTICS	SYMBOLS		Typ. Charae- teris-	,	LIMIT	5	U II
			tics Curves Fig.No.	Min.	770.	Max	. 1
Collector-to- Base Breakdown Voltage	W(BR)CB0	Ic=10nA;IE=0	••	50	60	****	٧
Collector-to- Emitter Break- down Voltage	W(BR)CEO	Ic=lmA,I _B =0	and a	15	24	antin.	A
Collector-to- Substrate Breakdown Voltage	V(BR)CIO	I _C =10µA,I _{CI} =0	•	20	60	*****	٧
Emitter-to- Base Break- down Voltage	V(BR)EBO	IE=10hW'IC=0	8905	5	7	Allphie	¥
Collector- cuttoff Current	TABO	V _{CB} =10V,I _E =0	2	****	0.002	100	nA
Collector- Cutoff Current	ICEO	V _{CE} =10V,I _B =0	3		See Curve	5	MA
DC Forward Current Transfer Ratio	hpg	V _{CE} =3V,I _C =lmA	4	40	100	****	

ELECTRICAL CHARACTERISTICS at TA=25°C
Typical Values Intended Only to Design Guidance

CHARACTERISTICS	SYMBOL	TEST CONDITION:	Typ. Characteris- tics Curves Pig.No.	Typical Values	
C Porward-		ur 247 T 3 Am â	ħ	100	
Current Cransfer) PE	V _{CE} =3V I _C =10mA	4	54	
Ratio	·	IC-10PA			**
Base-to- Baitter	VBE	ACE_3A IE_IMY	5	0.715	
oltage		IE=10mA	5	0.800	
BE Temperature coefficient	MABE / PLA	V _{CE} =3V, I _C =1mA	6	-1.9	m v/° C
ollector-to- mitter Satura- ion Voltage	V CEsat	IB-1mA, IC-10mA	4885	0.23	V
eise Pigure low frequency)	NP	f=1kHz, V _{CE} =3V, I _C =100µA, R _S =1kΩ	49984	3.25	a B
ow-Frequency, mall-Signal quivalent- ircuit haracteris- ics					
Forward Current Transfer Ratio	h _{fe}		7	100	
hort-Circuit	hie	f=1kHz,V _{CE} =3V,	7	3.5	ķα
pen-Circuit utput Impedance	boe		7	15.6	pmho
pen-circuit	hre		7	1.8X 10 ⁻⁴	
ransfer Ratio					
dmittance haracteristics:					
orward Transfer	7 _{fe}		8	31- j 1.	5 mm

· · · · · · · · · · · · · · · · · · ·	TEST COMPITIONS						
CHARACTERISTICS	STMBO		Typ. Charac- teristi- es Curve Fig. No.	- Values	U n 1 t		
Input Admittance	71e	f=1MHs,V _{CE} =3V, I _C =1mA	9	0.3+j0.0	muhc		
Output Admittance	y _{oe}		10	0.001+j0.) 3mmh c		
Reverse Transfer Admittance	yre		11	See Curve	****		
Gain-Bandwidth Product	fT	VCE=3V, IC=3mA	12	550	MH 2		
Emitter-to-Base Capacitance	CEBO	V _{EB} =3V, I _E =0	***	0.6	py		
Collector-to- Base Capacitance	CGBO	-3V, I _C =0	willians.	0.58	pF		
Collector-to- Substrate Capacitance	CCIO,	=3V, I _C =0	***	2.8	p)?		

